
Micrel, Inc.
KSZ8851SNL/SNLI
August 2009
63
M9999-083109-2.0
Bit
Default
R/W
Description
Bit is same as:
3
0
RW
Disable MDI-X
1 = disable auto MDI-X.
0 = normal operation.
Bit 10 in P1CR
2
0
RW
Reserved.
1
0
RW
Disable Transmit
1 = disable transmit.
0 = normal operation.
Bit 14 in P1CR
0
RW
Disable LED
1 = disable all LEDs.
0 = normal operation.
Bit 15 in P1CR
PHY 1 MII-Register Basic Status Register (0xE6 – 0xE7): P1MBSR
This register contains the MII register status for the chip function.
Bit
Default
R/W
Description
Bit is same as:
15
0
RO
T4 Capable
1 = 100 BASE-T4 capable.
0 = not 100 BASE-T4 capable.
14
1
RO
100 Full Capable
1 = 100BASE-TX full-duplex capable.
0 = not 100BASE-TX full duplex.capable.
13
1
RO
100 Half Capable
1= 100BASE-TX half-duplex capable.
0= not 100BASE-TX half-duplex capable.
12
1
RO
10 Full Capable
1 = 10BASE-T full-duplex capable.
0 = not 10BASE-T full-duplex capable.
11
1
RO
10 Half Capable
1 = 10BASE-T half-duplex capable.
0 = not 10BASE-T half-duplex capable.
10-7
0x0
RO
Reserved.
6
0
RO
Preamble suppressed
Not supported.
5
0
RO
AN Complete
1 = auto-negotiation complete.
0 = auto-negotiation not completed.
Bit 6 in P1SR
4
0
RO
Reserved
3
1
RO
AN Capable
1 = auto-negotiation capable.
0 = not auto-negotiation capable.
2
0
RO
Link Status
1 = link is up; 0 = link is down.
Bit 5 in P1SR
1
0
RO
Jabber test
Not supported.
0
RO
Extended Capable
1 = extended register capable.
0 = not extended register capable.